100kW, 10kHz Medium Frequency Transformer Design Optimization and Experimental Verification by Mogorovic, Marko & Dujic, Drazen
© 2018 IEEE
IEEE Transactions on Power Electronics, PP, no., 2018
100kW, 10kHzMediumFrequencyTransformer DesignOptimization and Experimental
Verification
M. Mogorovic and D. Dujic
This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE
endorsement of any of EPFL’s products or services. Internal or personal use of this material is permitted. However,
permission to reprint / republish this material for advertising or promotional purposes or for creating new collective
works for resale or redistribution must be obtained from the IEEE by writing to p u b s - p e r m i s s i o n s @ i e e e .
o r g . By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
POWER ELECTRONICS LABORATORY
ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE
IEEE TRANSACTIONS ON POWER ELECTRONICS 1
100kW, 10kHz Medium Frequency Transformer
Design Optimization and Experimental Verification
Marko Mogorovic, Student Member, IEEE, Drazen Dujic, Senior Member, IEEE
Abstract—This paper describes a novel, model based, design
optimization methodology for high-power medium frequency
transformers for medium-voltage high-power electronic applica-
tions, namely emerging solid state transformers. Presented proce-
dure enables the designer to interactively select the most optimal
design in a simple and intuitive way, while inherently offering
flexibility in terms of various design alternatives, depending on
the component availability. The core of the design algorithm is
explained in detail together with all of the relevant modeling and
technical challenges associated with realization of a prototype. A
100 kW, 10 kHz medium frequency transformer prototype has
been designed according to the presented algorithm, practically
realized and thoroughly tested in order to verify the theoretical
design.
Index Terms—MFT, power electronics, modeling, design, opti-
mization
NOMENCLATURE
Un Nominal primary voltage
In Nominal primary current
f Switching frequency
D Duty cycle
Lm Magnetization inductance
L  Total leakage inductance
dwic ith winding to core dielectric distance
dwiwj ith to jth winding dielectric distance
d Litz wire strand diameter
N1 Number of primary winding turns
J Current density
AWG Litz wire strand AWG
Kwi i-th winding height to width proportion
Kc Core cross-section proportion
Km Normalized magnetic flux density
Bsat Saturation flux density
K,↵,  Steinmetz coefficients
µr Relative magnetic permeability
dag Air-gap length
Ac Core cross-section
Yth Thermal network admittance matrix
 T Temperature rise vector
Q Injected heat power vector
I. INTRODUCTION
The research interest in high-power switch mode power
supplies operating on a medium voltage (MV) has significantly
increased recently both in industry and academia [1]. Thanks
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to the advancement in power semiconductors, magnetic mate-
rials and advanced control methods, this is possible nowadays,
albeit at high costs. There are several drivers behind Solid
State Transformer (SST) concept, all largely dependent on the
application where these conversion structures are envisioned.
Reduction of volume and weight, together with improvement
in efficiency are driving the research efforts in railway domain,
as discussed in [2] and demonstrated with 1.2MW prototype
in [3], [4]. On the other hand, utility three-phase applications
are mostly motivated by advanced control features and flexible
power flow, as recently demonstrated with 0.5MVA prototype
[5].
Independently from the application, most of the SST propos-
als feature some kind of Input-Series Output-Parallel (ISOP)
modular converter structure, utilizing multiple identical con-
verter stages. There are two predominant converter topologies
employed for this purpose: dual active bridge (DAB) and
series resonant converter (SRC). Any such converter (SST)
employs at least one or usually multiple medium frequency
transformers (MFTs) to achieve galvanic isolation and input-
output voltage matching. Thus, next to the advanced control
methods and novel semiconductor devices, medium-voltage
high-power MFTs are one of the key enabling technologies for
the future SST based power systems. The main benefit, at least
from the power density point of view, is potentially substantial
decrease in transformer size, enabled by fast switching of
power semiconductors.
Nevertheless, design of MFTs is tied to many additional
challenges compared to their traditional and technologically
mature counterparts, line frequency transformers (LFTs).
While LFTs operate on low grid frequency, MFTs typically
operate with square voltages and non-sinusoidal currents on
higher frequencies, characteristic for mentioned power elec-
tronic converters. This has an impact on the core [6]–[8]
and winding [9]–[19] losses as well as on the insulation
coordination, which still requires future research. Moreover,
proper design of the MFT electric parameters, magnetization
and leakage inductance, is paramount for the correct operation
of the converter, especially in case of SRC based topologies
where the MFT is a part of a resonant circuit. Therefore,
the modeling and manufacturing margins associated with pa-
rameter control are more strict [20]. Furthermore, the desired
increase of transformer power density is tied to the increase of
the heat loss density, resulting in higher temperature gradients
unless correctly addressed. Considering the increased presence
of insulation media, detailed thermal modeling and coordi-
nation is required to account for these, more complicated,
thermal conditions [21]. This leads to design trade-offs that
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must be correctly addressed.
Taking into account all of these considerations and associ-
ated limitations, as well as various design choices available
to a designer, presents a very complex problem. Several
examples of computer based design optimization can be
found in the literature resulting in next MFT prototypes:
litz wire/metglas/25 kW/2 kHz [22], litz wire/nanocrystalline
and ferrite/166 kW/20 kHz [23], litz wire/nanocrystalline and
ferrite/50 kW/5 kHz [24]. They are mostly based on selection
and appropriate application of the earlier mentioned and often
quite old models thus limiting the quality of the overall
optimization process and its results. Furthermore, it is hard
to compare their effectiveness and resulting prototypes due
to the variety of different design choices, materials and more
importantly the lack of any information regarding the dielectric
withstand (e.g. PD and BIL tests). In other words, in contrast
to LFTs, MFTs are still not a mature technology - there
are still no general guidelines, dominant designs or standards
of any kind. Improvements in terms of modeling, insulation
and thermal coordination, electrical parameter control and
overall design optimization are necessary in order to gain
the full overview of the design possibilities and decrease the
uncertainty gap between the estimations and reality. Equally
important, proper testing is required to increase the experience
and generate confidence in this technology thus facilitating its
transition to the next step - industrial applications.
Compared to the state of the art, [22]–[24], this work
introduces two novel analytical models, providing improved
accuracy of hot-spot temperature rise [21] and leakage in-
ductance [20] estimation without added computational cost.
Moreover, in contrast to direct brute force approach, as used
in [23], [24], the presented optimization algorithm itself uses
a set of heuristics allowing pre-detection and avoidance of
infeasible design domains, similar to branch and bound logic,
thus saving the processing power and allowing to test much
larger and more dense optimization variable sets. The proposed
algorithm allows to minimize the sub-optimality gap between
the selected mathematically optimal and standard design uti-
lizing available off-the-shelf components, compared to direct
selection of the most similar standard design [23], [24]. The
concept of performance filtering is introduced, allowing easy
and intuitive selection of the design that best matches the
desired characteristics and safety margins while inherently
offering flexibility in terms of multitude of alternative designs.
Finally, the whole design methodology was tested in a case
study of an MFT with the most challenging requirements
in terms of electrical parameter accuracy and robustness to
models with high modeling uncertainty such as natural air
convection.
This paper is organized as follows: Section II briefly present
relevant underlying models, describing relevant physics as-
sociated with MFT design, which are needed for design
optimization algorithm. Section III introduces the design opti-
mization algorithm, discusses the main design considerations
and provides a complete MFT design optimization procedure
while taking into account previously described modeling. The
developed 100 kW, 10 kHz MFT prototype is presented in
Section IV, while experimental results related to electric,
dielectric and thermal performances are presented in Section
V. Finally, Section VI provides a discussion and summary of
main findings.
II. MFT MODELING
Any optimization relies on some form of mathematical
description of the relevant underlying physics. While FEM
could be used to provide detailed and fairly precise modeling
framework, its computational cost is often too high and
convergence issues may occur when dealing with complex
geometries featuring coupled multiphysics. Thus, analytical
models, offering a good trade-off between accuracy and com-
putational cost, are preferred when it comes to the overall
optimization of a complex system.
This chapter provides a brief overview of analytical models,
covering all relevant phenomena governing the electrical and
thermal behavior of the MFT, allowing fast and numerically
stable subsequent execution necessary for any design optimiza-
tion approach.
A. Core Losses
Depending on the application, there are several different
approaches to core loss estimation. The most relevant class of
models for transformer design, recurring in the literature [6],
[7], is based on the original Steinmetz equation.
Pc = Kf
↵B  m (1)
Due to the non sinusoidal waveforms, characteristic for the
given applications, as shown in Fig. 1, the estimation of core
loss density is done using the improved generalized Steinmetz
equation IGSE [6]
Pc =
1
T
Z T
0
ki
    dB(t)dt
    ↵( B)  ↵dt (2)
where
ki =
K
(2⇡)↵ 1
R 2⇡
0 |cos(✓)|↵2  ↵d✓
(3)
which, according to [22], represents the most accurate gen-
eralization of the original Steinmetz equation to an arbitrary
waveform without using any additional parameters other than
three Steinmetz coefficients (K,↵, ).
Application of (2) on the characteristic waveform from
Fig. 1, that can be analytically described with   dB(t)
dt
    =
8<: 0 for (1 D)T2 B
DT
for DT
(4)
results in a closed-form analytic expression
Pc = 2
↵+ kif
↵B  mD
1 ↵ (5)
where (3), containing a numeric integral, can be curve fitted
with error less than 0.15% within the relevant ↵ range, as
given in (6).
ki =
K
2  1⇡↵ 1
⇣
0.2761 + 1.7061↵+1.354
⌘ (6)
Finally, a simple analytical, computationally non-intensive,
core loss density model is defined with (5) and (6), for the
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Fig. 1. Characteristic flux density waveform caused by generic three-level
voltage waveform generated by converter
waveform family of interest, allowing fast execution while
only using the available data sheet information.
B. Winding Losses and Leakage Inductance
Calculation of the frequency dependent winding losses and
leakage inductance is based on the developed hybrid model
[20], which is a generalization of the original Dowell’s model
[25]. Developed model is capable of properly taking into
account both frequency and geometry effects characteristic for
the given frequency range and increased clearance distances
of high power MFTs, necessary to properly accommodate the
high dielectric withstand requirements for MV applications.
According to the foil winding equivalence, as displayed
in Fig. 2, the losses in each equivalent foil winding can be
calculated as:
P  = I
2 Lw
  0Hw
m

&1 +
2
3
(m2   1)&2
 
(7)
where skin and proximity factors are defined with (8) and (9),
respectively
&1 =
sinh(2 ) + sin(2 )
cosh(2 )  cos(2 ) (8)
&2 =
sinh( )  sin( )
cosh( ) + cos( )
(9)
and equivalent penetration ratio and skin depth are given in
(10) and (11), respectively
  =
deq
 
(10)
  =
r
1
⇡µ0 0f
(11)
where the equivalent conductivity, ensuring the same DC
conductivity of the foil winding equivalence can be calculated
with (12)
 0 =  ⌘ (12)
where the porosity factor and the equivalent foil width are
calculated based on the winding geometry, as given in (13)
and (14), respectively.
⌘ =
Nsvdeq
Hw
(13)
deq = d
r
⇡
4
(14)
hw
dw1 dw2
Hw
dd
d
H
x
Δ≤1
Δ>1
1
i
Nsv
1 Nsh
heq
H
x
Δ≤1
Δ>1
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Fig. 2. Winding equivalence between round conductors and foil winding
used for leakage inductance calculation
Leakage inductance can be calculated based on magnetic
energy distribution within the core window area as given in
(15).
(15)
L  = N
2
1µ0
lw
Hw
"
dw1eqmw1
3
Fw1 +
dw2eqmw2
3
Fw2| {z }
Frequency dependent portion due to the magnetic
energy within the copper volume of the windings
+ dd|{z}
Portion due to magnetic energy within
the inter-winding dielectric volume
+ dw1i
(mw1   1)(2mw1   1)
6mw1| {z }
Portion due to magnetic energy within the
inter-layer dielectric of the primary winding
+ dw2i
(mw2   1)(2mw2   1)
6mw2| {z }
Portion due to magnetic energy within the
inter-layer dielectric of the secondary winding
#
The frequency dependent portion of the leakage magnetic
field, within the copper volume of the primary and secondary
winding, is taken into account via Dowell’s frequency depen-
dent factor (16), applied on the equivalent foil winding as
shown in Fig. 2.
Fw =
1
2m2 
⇥
(4m2   1)'1   2(m2   1)'2
⇤
(16)
where
'1 =
sinh(2 )  sin(2 )
cosh(2 )  cos(2 ) (17)
and
'2 =
sinh( )  sin( )
cosh( )  cos( ) (18)
According to [20], the equivalent length of the leakage
flux path through the air is, in general, not equal to the core
window height, as assumed by the original Dowell’s geometry
equivalence. As can be seen in Fig. 3, showing a range of
winding to core window height proportions, its length is a
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Fig. 3. 2D magnetostatic FEM simulations of the H field within the cross-
section of the core window area for different winding heights in range from
40% (a) to 100% (g) of core window height, illustrating spacing requirements
due to insulation coordination
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Fig. 4. Top plot: Magnetostatic FEM simulation leakage inductance estima-
tion (black), estimation with hybrid model at zero frequency (blue dashed
line), estimation with Dowell model at zero frequency (red dash-dot line);
Bottom plot: DC leakage inductance estimation error of the Hybrid (blue
dashed line) and Dowell (red dash-dot line) model, referred to the FEM results
function of the winding geometry. The corrected value, that
properly takes into account this dependency, can be calculated
with
heq =
hw
KR
(19)
where
KR = 1  1  e
 ⇡hw/(dw1+dd+dw2)
⇡hw/(dw1 + dd + dw2)
(20)
is the Rogowski factor, that takes into account the uneven geo-
metric magnetic field distribution by correcting the equivalent
length (winding height) of the magnetic flux path through the
air, well known for its use in the traditional LFT design [26].
As shown in [20], the modeling correction is performed by a
simple substitution of Hw with heq , from (19), within (7), (13)
and (15) resulting in accuracy of above 94% over the entire
geometry range, as shown in Fig. 4. As can be seen, in contrast
to direct application of Dowel’s model, this generalization
allows to properly take into account the insulation spacing,
thus facilitating accurate estimation for MV and HV MFT
designs whose winding to core window height proportions
can be rather low, depending on the dielectric properties of
the utilized insulation material.
C. Magnetizing Inductance
For the given applications, the air gap is typically very small
as the required magnetizing inductance is usually high. In our
example, precise design of the magnetizing inductance (being
a part of resonant tank) allow to set the desired turn-off current
of resonant converter.
Therefore, a standard core reluctance model
Lm =
µ0N21Ac
lm
µr
+ dag
(21)
supplemented with a simple empirical air-gap fringing flux
model [27], sufficiently accurate for small air-gaps
L
0
m = LmFFR (22)
where
FFR = 1 +
dagp
Ac
ln
✓
2Hw
dag
◆
(23)
is used for the estimation of the magnetizing inductance.
Taking into account the variations of the core character-
istics due to the manufacturing imperfections, together with
the limited accuracy of the transformer assembly process,
implementation of a more accurate and accordingly more
complicated model was judged as unnecessary for design
optimization.
D. Thermal Modeling
The thermal modeling is based on the detailed steady-
state thermal network model presented in [21], consisting of
conduction, convection and radiation thermal resistances, as
summarized in Table I. It is constructed based on the 3D
transformer geometry using its symmetry, as illustrated in
Fig. 5. Even though the thermal network is derived based
on one 2D symetry detail, it takes into account the different
cooling conditions of both portions of the windings, inside
and outside of the core window area. As can be seen from
Fig. 6, due to the very high thermal conductivity of copper,
the temperature along the winding path is almost constant
allowing to account for the two different cooling environments
along the winding path by simply connecting the correspond-
ing thermal resistances in parallel, each depicted directly as
a single resistance in Fig. 5b. The resulting thermal network,
based on merging of the two MFT symmetry details, provides
a very good hot-spot temperature estimation of a real 3D
system, as shown in Table II, without increasing the modeling
complexity.
The admittance matrix is generated based on the thermal
network, allowing efficient temperature calculation, according
to the injected power of winding and core losses, where each
temperature estimation corresponds to the inversion of the
generated admittance matrix according to (24).
Q
(n)
= Yth(nxn) T(n) (24)
The computational cost of the model is further reduced by
applying the Kron reduction [31] to eliminate the nodes with
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Fig. 5. (a) Geometric symmetry of the MFT in respect to heat transfer and partitioning of the 2D symmetry detail into zones; (b) Detailed steady state
thermal network model of the MFT based on conduction, convection and radiation thermal resistances (nodes without heat injection - gray, expected hot-spot
nodes for the given design - red)
TABLE I: Heat transfer mechanisms utilised for thermal modeling purposes
Conduction Qh = kA TL Qh Qh
T1 T2
Qh
Ts
T∞ h =
k(0.65+0.36R1/6aL )
2
L L =
Area
Perimeter
Convection
over
Hot-Plate Qh = hA(Ts   T1) Qh
Ts T∞
h = kL
✓
0.825 +
0.387R1/6aL
(1+(0.492/Pr)9/16)8/27
◆2
L = Height
Qh
Ts
T∞ h =
k0.27R1/4aL
L L =
Area
Perimeter
Radiation Qh = hA(T1   T2)
Qh
T1 T2
h = ✏  (T1+273.15)
4 (T2+273.15)4
(T1 T2)
where: RaL - Rayleigh number, Pr - Prandtl number, ✏ - Emissivity,   - Stefan–Boltzmann constant [28]–[30]
zero power injection, thus reducing the admittance matrix of
the thermal network, given in Fig. 5b, from (10x10) to (6x6)
dimension as shown in (25) and (26)."
QA(m)
0
(p)
#
=
"
YAA(mxm) YAB(mxp)
YBA(pxm) YBB(pxp)
#"
 TA(m)
 TB(p)
#
(25)
 TA(m) =
=
⇣
YAA(mxm)  YAB(mxp)Y 1BB(pxp)YBA(pxm)
⌘ 1
QA(m)
= Y 1Kron(mxm)QA(m)
(26)
The derived thermal network structure is made general so
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Fig. 6. 3D FEM thermal MFT simulation taking into account the anisotropic
thermal conductivity of the windings
TABLE II: Hot-spot temperature estimations
Hot-spot nodes T4 [  C] T6 [  C] T9 [  C]
FEM 3D full 75 122 113
Analytical 73.75 124.6 116.3
Max Allowed 100 150 150
that the developed methodology can directly be applied to any
different MFT design by simply changing the appropriate ther-
mal coupling resistances. In this way, a sufficiently accurate
and detailed thermal model, with acceptable computational
cost for design optimization purposes, is constructed.
A design optimization algorithm, based on aforementioned
models, is presented next and used to design an MFT with
electrical specifications outlined in Table III.
III. MFT DESIGN OPTIMIZATION
There exists a multitude of formal mathematical optimiza-
tion tools depending on the problem characteristics. The
problem at hand is non-linear, non-convex and comprises a
mix of continuous and discrete variables which classifies it
as difficult and, in general, it is not possible to formally
guarantee convergence or that the found solution is in fact the
global optimum. Further more, proper cost setting of the multi-
variable objective function, in order to reflect the desired de-
sign characteristics, is not straightforward or intuitive and any
adjustments require re-optimization. The method of choice,
described in this paper, relays on brute-force, organized using
certain heuristics in such a way to allow efficient detection
and avoidance of the possible design domain portions that
will for sure be infeasible, similar to branch and bound
logic. This greatly improves the performance of this, normally
very computationally intensive, approach while preserving the
inherent reliability.
The core of the proposed MFT design optimization method
is the brute-force algorithm displayed in Fig. 7. It combines the
functionality from design optimization techniques described
ELECTRICAL INPUTS DIELECTRIC DISTANCES OPTIMISATION VAR RANGES
PREPARE DATA
CORE MATERIALS DATA
CORE DIMENSIONS DATA
WIRE DATA
DATA BASE
INPUTS
DIRECT USER 
INPUTS
Winding Losses Calculation
Magnetic Energy Calculation
Core Losses Calculation
Mass and Volume Calculation
Hot-Spot Temperature Calculation
OPTIMISATION ENGINE
SAVE DESIGN
Calculate diw to match Lσ,ref
Calculate lg to match Lm,ref
Datasheet values
AWG, Kw, Fwg
diw ≥ dw1w2, lg ≥ 0, TC,hs ≤ TC,hs max, TW,hs ≤ TW,hs max
 Un, In, f, D, Lm,ref, Lσ,ref  dw1c, dw2c, dw1w2
 Bsat, K, α, β, ρ, µr, Fcg 
 N1, J, AWG, Kw, KC, Km 
Fig. 7. Model based brute force MFT design optimization algorithm
TABLE III: MFT prototype reference electric specifications
Pn 100 kW V1 750V L 1, L 2 3.3 µH
fsw 10 kHz V2 750V Lm 750 µH
in [22]–[24] and offers additional degrees of freedom (e.g.
different characteristics and geometric proportions of primary
and secondary winding), thus generating a much more versatile
design population and uncovering more design possibilities.
This is enabled by proper transformations and use of novel
sophisticated analytic models [20], [21] providing improved
accuracy and lower computational cost, both paramount for
the quality of the overall optimization.
All the inputs are classified in two groups: database inputs
- containing all the relevant component data sheet specifi-
cations and direct user inputs - electric and dielectric pa-
rameter references and optimization variables ranges (primary
number of turns, current and flux densities, litz wire strand
AWGs and normalized geometrical proportions). The function
”prepare data” generates the optimization space where each
variation of optimization variables corresponds to a single
fully defined potential MFT design. Each of these designs is
processed, determining its characteristics and feasibility.
According to described and improved analytical models,
winding losses and magnetic energy density distribution are
calculated. The dielectric clearance between the windings is
reverse calculated to match the reference leakage inductance,
based on the magnetic energy density calculation. Air gap
length is calculated to match the magnetization inductance
reference. The mass and the volume are calculated based on
the design specifications and material properties. The core
loss density is calculated and the hot-spot temperatures are
estimated with the described custom made detailed thermal
network model that offers an optimal trade-off between the
accuracy and computation speed.
Based on these results and using specific heuristics, the
”optimization engine” function guides the design selection
process, detecting infeasible design space domains and avoid-
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ing wasting computational power on their processing. Finally,
all the designs that pass the feasibility check are saved into a
design database for post processing.
The proposed optimization methodology consists of two
steps. In the first step, all optimization variables are varied
freely, in a mathematically arbitrary way, thus exposing all
mathematically feasible designs, as shown in Fig. 8 with circle
markers, where the color-code corresponds to the highest hot-
spot temperature within the windings (calculated during evalu-
ation of that particular design). These designs are interactively
filtered in terms of key performance indicators (maximum
weight, volume and hot-spot temperatures, efficiency etc.)
allowing to arbitrarily shift and narrow down the filtered
design domain by relaxing and tightening the corresponding
constraints, as highlighted with black star markers. This fea-
ture assume expert user with knowledge of acceptable trade-
offs for a given application.
In the second step, the filtered designs are analyzed against
available standard core and wire geometries and the design
is re-optimized with fixed discrete values corresponding to
selected most similar components, as displayed in Fig. 8 with
red star markers. These designs are filtered in a same way
as before, using the interactively defined performance filters,
as highlighted with green star markers. The final design is
selected from this set, based on various additional designer
preferences, such as construction simplicity, experience etc.,
as highlighted with the purple star marker.
In contrast to analysis of one or multiple sets of Pareto-
optimal solutions, characteristic for formal optimization algo-
rithms, this approach allows the designer to interactively select
the best design trade-off in a very simple and intuitive way and
provides great flexibility to choose between multiple design
alternatives with very similar performance and specifications,
but comprised of different components in case some are
unavailable or too costly to be customized. Therefore, not
only the characteristics of the MFT design itself, but also the
whole design process and the prototype realization time are
optimized.
With the described two step approach, the proposed method
minimizes the sub-optimality gap between the theoretical and
standard MFT designs, comprised of off-the-shelf components,
and inherently provides a valuable insight into the positioning
of the solutions utilizing specific hardware relative to all
theoretically possible designs in a clear and intuitive way.
This may be a very valuable input when it comes to com-
ponent standardization, as it can clearly be seen what core or
wire geometries are covering which MFT power, voltage and
efficiency ranges.
The upper boundary of the feasibility set plots represents
the Pareto front, related to the trade-off between maximum
achievable efficiency and power density, as shown in Fig. 8. Its
descending trend shows how efficiency must be sacrificed for
the power density to increase. The lower boundary represents
the thermal limit. It shows the implications of the size decrease
on the cooling conditions and therefore maximum acceptable
losses.
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Fig. 8. Plot of all possible MFT designs (around two million designs
executed in approximately three hours) and filtered optimal designs according
to specifications from Table III: (a) Efficiency vs. volume power density; (b)
Efficiency vs. weight power density; Color code corresponds to the highest
hot-spot temperature within the windings.
IV. MFT PROTOTYPE
Applying the described optimization process to a trans-
former with electric specifications shown in Table III, an
optimal MFT design is selected, as displayed in Fig. 8 and
marked with a star. The realized prototype is an air insulated
and air cooled shell type MFT utilizing square litz wire for
windings and N87 SIFERRIT U-cores.
Initially, the 3D CAD models are created in SOLID-
WORKS, according to the resulting design specifications
generated by the optimization algorithm, providing support to
design and manufacturing process of coil formers. Primary
and secondary winding each consist of eight turns of the
square profiled (8.7x8.7 ± 0.2mm) copper litz wire with
1400 AWG 32 litz strands and a total copper crossection
of 43.96mm2, wound on the corresponding coil formers,
as displayed in Fig. 9b. The primary and secondary coil
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formers have been produced using additive manufacturing
process (3D printing) out of PA2200 high strength thermally
resistant plastic. They have been designed and optimized, both
to maximize the mechanical support strength and area for
natural convective air cooling of the windings with respect
to the mechanical properties of the selected wire, as shown in
Fig. 9a. The MFT core is made of 48 (12 x 4) SIFERRITE
U-cores (UU9316 - CF139).
The realized 100 kW, 10 kHz MFT prototype with inte-
grated resonant capacitor bank (distributed between primary
and secondary winding) held by custom designed bus-bars,
is displayed in Fig. 9c. Even though the prototype is almost
identical as the 3D CAD design, there exist a couple of small
(measured in parts of mm) differences in the geometry due
to the limitations of the technological assembly process and
material imperfections which effect the electric parameters of
the MFT.
Considering brittle nature of ferrite materials and manu-
facturing tolerances in terms of the surfaces and dimensions,
mechanical amortization is necessary at every surface of
contact with another solid material. Due to this effect, there
is a significant difference between the reference magnetizing
inductance from Table III and the one that was measured
on the MFT prototype (Lm = 750 µH) as the width of the
interfacing pad maintaining the air-gap distance had to be
chosen larger than calculated due to mentioned mechanical
constraints.
On the other hand, bending of the large cross-section litz
wire is not a simple task and relatively large bending radius,
that is hard to achieve in the corner regions of the winding,
needs to be considered in order to limit the bulging and
twisting effect of the wire. Furthermore, there exists an offset
in the winding placement of around 1mm compared to the 3D
CAD and the wire itself has a slightly larger profile than stated
in the data sheet. Consequently, the H field distribution in the
window area and the leakage inductance are affected, and as
a result, the measured leakage inductance (L 1 = L 2 =
4.2 µH) is higher than the reference value from Table III.
Leakage inductance is very sensitive to imprecision of winding
geometry, inter-winding dielectric spacing in particular, as the
magnetic energy density is the highest in this area. That is
why, even these tiny mechanical imperfections, in 1mm order
of magnitude, can have a significant relative influence on the
leakage inductance of MFTs for resonant converters where the
reference value is typically very low, in a couple of µH order
of magnitude depending on the rated power and voltage.
V. EXPERIMENTAL VERIFICATION
Several tests, under laboratory conditions, have been per-
formed on the realized MFT prototype in order to verify design
targets and operational performances.
A. Electrical Parameter Measurement
Before experimentally commissioning the MFT, its electric
parameters were verified using the network vector analyzer
Bode 100, as shown in Fig. 10. Plots of the measured
and estimated total leakage inductance, based on the exact
dimensions of the realized prototype geometry with its slight
imperfections, are displayed in Fig. 11. It can be seen that
the developed hybrid leakage inductance model provides a
much better estimation compared to direct application of the
original Dowell’s model, with less than 2.5% error in the entire
frequency range.
Plots of the measured and estimated total MFT series
resistance are displayed in Fig. 12. It can be seen that the
estimation follows the measured result quite well with relative
error less than 5% at 10 kHz and 20% in the entire frequency
TABLE IV: MFT losses at 10 kHz, 100 kW operation
R [⌦] P [W] Pc[W]
Estimated 4.74 154.2 150.5
Measured 4.59 149.6 /
(a) (b) (c)
Fig. 9. Optimal design resulting from the optimization algorithm: (a) MFT 3D CAD render (b) Primary and secondary coil formers 3D CAD render (c)
Realized MFT prototype. Dimensions (H/W/D) with and without the resonant capacitor bank and the bushings are 235/340/330mm and 235/200/232mm,
respectively.
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Fig. 10. Measurement of the electric parameters of the MFT
range. It is important to mention that the series resistance of
the connecting cables has been measured a priory and its effect
on the MFT series resistance measurement has been canceled.
The distribution of winding and core losses of the realized
MFT prototype, at nominal operation (100 kW at 10 kHz), are
summarized in Table IV. Since, it is not possible to properly
measure the MFT losses without a dedicated calorimetric
setup, winding losses are calculated based on the nominal
resonant current RMS and AC resistance measurement at
operation frequency of 10 kHz, whereas core losses are only
estimated.
B. Electrical Measurements in a Resonant Test Setup
To carry out the electrical tests on the MFT prototype, a
full power rated resonant test setup has been assembled. The
electrical scheme of the test setup and its physical layout
inside the protective cage are shown in Fig. 13 and Fig. 14,
respectively. The setup consists of two H-bridge modules, one
actively switched and the other operating as a diode rectifier,
with their corresponding DC-bus capacitors. The resonant tank
comprised of the MFT and the distributed resonant capacitors
(Cr1 and Cr2) is inserted between two converters and two
DC sources, one operated in voltage (UDC1) and the other in
current (IDC) control mode are used. Test setup is operated as
a resonant converter at the constant frequency fsw = 10 kHz
and with the constant duty cycle D = 0.5. Positive ends of the
DC-buses on the primary and secondary side are connected,
whereas their negative ends are connected through a current
source (IDC) thus allowing the circulation of the energy
from the secondary side back to the primary side DC-bus,
as displayed in Fig. 13.
Both primary (Cr1) and secondary (Cr2) capacitor of the
distributed resonant capacitor bank are realized as a parallel
connection of eight (7x5 µF + 1x2.5 µF) AC film capacitors,
held by bus-bars, giving a total resonant tank capacitance of
18.75 µF and consequently the resonant tank frequency of
f0 = 12.7 kHz. Therefore, the desired sub-resonant converter
operation is achieved, providing soft switching turn-on for
the primary side switches and zero current switching for the
secondary side diodes.
Frequency [Hz]
103 104 105 106
Leakage Inductance [μH]
7
8
9
Estimation Error [%]
0
5
10
15
20
25
Measurement
Hybrid Model
Dowell Model
Hybrid Model
Dowell Model
Fig. 11. Top: plots of total leakage inductance (Ltot = L 1 + L 2)
measurement (black), estimation with hybrid model (blue dashed line) and
estimation with Dowell model (red dash-dot line); Bottom: plots of total
leakage inductance estimation error of the Hybrid (blue dashed line) and
Dowell (red dash-dot line) model, referred to the measurement
Frequency [Hz]
102 103 104 105 106
-30
-20
-10
0
10
20
10-3
10-2
10-1
100
101
Estimation Error [%]
Series Resistance [Ω]
Measurement
Estimation
Fig. 12. Top: plots of total MFT series resistance measurement (black) and
estimation (blue dashed line); Bottom: plot of total MFT series resistance
estimation error, referred to the measurement
The actual H-bridges are realized by utilizing two phases
of two three-phase SEMIKRON Skiip modules, as seen in
Fig. 14. The primary side H-bridge is actively controlled
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with PWM signals generated by the ABB AC 800PEC high
performance controller where all relevant control functions are
implemented in MATLAB Simulink and executable code is
generated using real-time code generation. All devices within
the protective test cage, two DC sources, 8-channel oscillo-
scope, and AC 800PEC controller, as displayed in Fig. 14, are
connected through their ethernet connection to the multi-port
active switch communicating with the PC via the optical cable
thus ensuring safety and complete electrical decoupling of the
operator from the high power test setup.
Voltages on the AC side of the H-bridge converter (U12)
and the diode rectifier (U23) are measured together with
the resonant capacitor voltages on both the primary (UCr1)
and secondary (UCr2) side, as well as the primary (I1) and
secondary (I2) resonant currents. Furthermore, the DC-bus
voltages on each Skiip module, and the output AC currents of
the two converters are measured with additional sensors and
used to implement safety features (e.g. over-voltage and over-
current protection) within the controller software. Voltages and
currents of both DC sources are monitored to evaluate the
power injected into the test setup, covering the total losses
during the operation.
The MFT is equipped with wireless thermocouple probes
at various accessible expected hot-spots within the core and
the windings for constant thermal monitoring, as displayed
in Fig. 15, whereas the temperature of the outer surfaces is
monitored with the thermal camera.
The measured voltage and current waveforms, from the
primary and secondary side of the MFT at nominal power
operation, are displayed in Fig. 16a and Fig. 16b, respectively.
Top plots show the voltage waveforms on the output of the H-
Bridge (U12) and the input of the diode rectifier (U34). Primary
side voltage is regulated by DC voltage source UDC1 to 750V.
Middle plots show the voltages on the primary (UCr1) and
secondary (UCr2) side resonant capacitors, while bottom plots
show the primary (I1) and secondary (I2) resonant current
waveforms. One can observe that resonant tank current and
capacitor voltage are in quadrature, without any distortion, in-
dicating well balanced operation. Resonant current plots show
that the resonant frequency corresponds to the calculated value
(f0) and that the soft-switching is achieved. The maximum
switch-off current of the IGBTs is therefore limited by the
peak value of the magnetization current (Immax = 25A).
Plots of the primary and secondary resonant currents, under
various loading conditions ranging from 0% to 100% of
the rated power, are provided in Fig. 17a and Fig. 17b,
respectively. Under no-load conditions, only the magnetizing
current is present in the circuit, and as the power transfer
is increased, typical resonant waveform is established with
rms value proportional to the operating power level. Due to
inability to reduce the dead-time below the minimum 3 µs set
by the gate driver, it can be observed from Fig. 16 that a minor
and incomplete loss of the zero voltage switching occurs at
100 kW operating point. This was not a major concern during
MFT testing, considering that the resonant test setup was of
sufficient ratings, and the objective of the paper is not on the
converter optimization.
Total losses of the whole resonant test setup can be calcu-
L
σ1 Lσ2Rσ1 Rσ2
Lm
N1:N2
Cr1
MFT
Cr2
IDC
UDC 1 I1 I2
2
3
4
’ ’
Fig. 13. Electrical scheme of the B2B resonant test setup
Fig. 14. Layout of the test setup within the protective cage
Fig. 15. MFT equipped with thermocouple probes for hot-spot temperature
measurement
lated from the voltage and current readings on the two DC
power supplies UDC1 and IDC . The total power injected into
the setup at the nominal power was measured as 2.9 kW,
indicating the overall resonant converter efficiency of 97.1%.
This is a reasonable result, taking into account that, with the
exception of the MFT, the setup was not optimized for the
given operation. On the other hand, it is hard to accurately
separate the losses using data from the conducted tests, thus
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Fig. 16. Measured waveforms on the primary (a) and secondary (b) MFT side at nominal power: voltages on the inputs of the resonant tank (top), voltages
on the resonant capacitors (middle) and resonant currents (bottom)
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Fig. 17. Measured current waveforms on the primary (a) and secondary (b) side of the MFT at different loading conditions in range from 0% to 100% of
the rated power
making the exact estimation of the MFT efficiency difficult.
However, by calculating the semiconductor losses in the setup,
considering well defined operating conditions, they account to
2.2 kW (this does not include DC link and resonant capacitor
losses). Thus, the MFT efficiency can be estimated to be above
99.3% at rated operating conditions.
C. Thermal Measurements
To verify the thermal characteristic of the MFT, a nine hour
thermal run was performed, with results presented in Fig. 18.
The MFT is first operating at no load, with nominal voltage
excitation until the steady state is reached. As characteristic
for this operation where only the core losses are present, it
can be seen that the core has the highest temperature, whereas
the windings are predominantly heated through the coupling
(Fig. 5b), considering low primary winding magnetization
current, as already presented in Fig. 17.
Following prolonged no load operation, the MFT is loaded
with the nominal power, where both core and winding losses
are at their maximal value. It can be seen that the winding
temperature is now the highest, in compliance with thermal
design expectation, as given in Table II. The measured core
and secondary winding temperatures are slightly higher than
estimated, but still within the safe operating limits. Given the
good correlation between FEM and analytical model estima-
tions, it can be concluded that this discrepancy is mainly due
to the low accuracy of the applied empiric natural convection
formulas. Thermal camera images, depicting the MFT surface
temperatures at the two described steady states, are given in
Fig. 19.
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Fig. 18. Plots of the thermocouple probe measurements during the nine-
hour thermal run. Measurement points 1 and 2 correspond to hot-spots of
the portions of the winding inside and outside of the core window area,
respectively.
(a) (b)
Fig. 19. Thermal camera images of the MFT: (a) in no-load steady state
excited with nominal voltage input from primary side; (b) in full-load steady
state;
D. Dielectric Withstand Test
Finally, to verify the achieved voltage insulation levels, the
MFT prototype was tested in a high voltage test setup (able to
generate voltages up to 100 kV) displayed in Fig. 20, normally
used for AC dielectric withstand and partial discharge tests.
The tests were carried by applying the voltage: i) between the
primary and the secondary winding; ii) between the secondary
winding and the conductive parts of the MFT (top and the
bottom heat-sinks and the vertical studs). The voltage profile
has been set considering recommendation outlined in safety
standards (e.g. IEC 60664-1). The critical partial discharge
level (10 pC) has been recorded at 4 kV AC, applied between
the primary and the secondary windings, with measurement
results shown in Fig. 21 (obtained with Omicron MPD600
system).
VI. CONCLUSIONS
A complete, brute force based, MFT design optimization
process, relying on detailed analytical modeling has been
Fig. 20. MFT dielectric withstand test
Fig. 21. Plot recorded during the partial discharge testing between primary
and secondary winding for a standard PD test profile (front V = 6kV and
flat back V = 4kV)
presented and experimentally verified. The results of the
application of the proposed design procedure, on a specific
MFT design specifications, have been illustrated and analyzed
in detail, exposing various design trade-offs that must be care-
fully considered. While the design tool can develop, analyze
and compare large number of designs (e.g. several hundred of
thousands to couple of millions), ultimate selection of a design
is left to the user, who is greatly assisted with developed filters,
allowing easy and intuitive navigation through a design space.
To verify the utilized modeling and effectiveness of the de-
sign process, a 100 kW, 10 kHz rated MFT prototype has been
realized using the standard off-the-shelf components, based
on the design generated by the algorithm. Despite the best
effort by the authors, mechanical imperfections and limitations
of the integration process, have resulted in slight deviation
of some electrical parameters, providing useful feedback for
improvements of robustness of the optimization process as
well as relevant analytical models.
Realized MFT prototype has been successfully tested at
various operating resonant conditions in a full power rated res-
onant converter. Test results have confirmed targeted electrical
performance which are in accordance with design specifica-
tions, achieving high efficiency without any thermal issues.
Developed design optimization procedure was successfully
verified, proving its usefulness and providing assurance for
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future designs.
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